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件 Modelsim 对系统进行仿真和 FPGA 内电路实现后的在线测试，验证系统内各
模块可以很好地解决以太网和 E1 链路转换的问题，而整个系统也能完整地实现
链路间的相互转换与有效通信。 
本文所提出的架构利用异步 FIFO 作为一级缓存和 SDRAM 作为二级缓存的






































As “Triple play” is gradually evolving in China, achieving the integration of 
telecommunication and Internet network in “Triple play” not only depends on its 
industrial demands, but also has relevant to important social value and economic 
effect. These is a vital premise for making full utilization of their respective 
advantages and characteristics in telecommunication and Internet network, which is 
E1 and Ethernet links can be connected and converted flexibly. And E1 and Ethernet 
links protocol convertor can act as the key node, which can solve the problems of 
communication between two different links effectively and precisely.  
FPGA have sufficient resources of logic gates and block RAMs, which ensure 
that designers could re-program the circuits for update with system requirement. 
Besides, the characteristics of good flexibility, programmable, re-implementation and 
high reliability allow FPGA to shorten the R&D period, reduce cost and improve 
product quality in the process of digital circuit development. Therefore, the problem 
of data communications between E1 and Ethernet links can be solved efficiently and 
effectively by adopting a convertor based on FPGA. This convertor based on 
embedded platform within the configuration of microcontroller and FPGA can 
implement the transformation of E1 and Ethernet links. 
This thesis mainly covers in several realms, including analyzing the systemic 
requirements and functions of the FPGA chip in convertor, designing the architecture 
of controlling circuits by modules, simulating the functions of circuit and verifying its 
implementation.  
In order to realize the system with certain functions, we divide system into five 
parts, which are Ethernet interface, E1 interface, SDRAM controller, asynchronous 
FIFO groups and HDLC framer/ de-framer so that the extraction of Ethernet frames, 
data rate adjustment, data cache, HDLC framing/ de-framing, HDB3 coding/ decoding, 
















links convertion. The system provides the interfaces cuicuits for E1 and Ethernet links, 
clock match circuits and catch circuits so that the control circuit can implements 
dataflow between E1 and Ethernet links. Finally, according to simulating the system 
by Modelsim and online testing after circuit implantation in FPGA, we verify that all 
modules in system can solve problems in the convertion between E1 and Ethernet 
links. What’s more, entire system could completely achieve link convertion and 
communication between E1 and Ethernet links. 
The architecture of system uses several design methods including making use of 
multiple level caches concluding asynchronous FIFO as first level cache and SDRAM 
as second level cache, adopting SDRAM controller’s occupation token ring design, 
implementing asynchronous FIFO groups with pipeline and other related technologies. 
It not only realizes all functions in convertor, but also provides some examples for the 
design of controlling circuits for different links by FPGA.  
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1.1  选题的背景和意义 
E1 标准来源于欧洲的 30 路 PCM（Pulse-Code Modulation 脉冲编码调制），
而国内电信传输系统的一次群所采用的标准正是 E1 标准。E1 标准也是国内电信
网中的构成 PDH(Plesiochronous Digital Hierarchy 准同步数字体系）和 SDH
（Synchronous Digital Hierarchy 同步数字体系）的重要基础，它为传统电信传输
网提供了统一的接口。因此，随着国内电信传输网络建设的日益完善，E1 信道
资源也愈加充沛。 






































以把传送 IP 业务的以太网链路转换成 E1 链路后再通过电路交换网传输的设备，
是现在最常用的解决解决由于技术特点不同而造成的两者间设备差异问题，并能
避免在传输数据业务时因设备差异带来的带宽浪费和性能下降的方案之一。因此，
在市场需求和行业应用的引导下，厦门某公司开发了基于 FPGA 的以太网和 E1
链路的协议转换器。 
本项目源于与该公司的合作。笔者负责设计开发 E1 和 Ethernet 协议转换器
中的 FPGA 芯片，并使其能实现工作于电信传输网的 E1 链路和基于 IP 技术的以






1.2  FPGA 设计流程和开发环境 
1.2.1. FPGA 简介 
FPGA是现场可编程逻辑门序列的英文缩写，它采用SRAM工艺制作而成[3]。
由于 SRAM掉电后其内部所存储的内容将会丢失，所以每次给 FPGA上电之后，




















而本项目所选用的器件是 Xilinx 公司 Spartan-3E 系列的 FPGA，型号是
XC3S250E-TQG144-4-C[4]。该器件有 25 万个系统门，2448 个 slice，216Kb 的块
RAM，172 个用户可配置的 I/O 口，4 个数字时钟管理（DCM）。 
Spartan-3E 系列包含五个最重要系统级的系统级可编程功能元件，即可编程
逻辑单元（Configurable Logic Blocks），输入/输出块（Input/Output Blocks），存








1.2.2. FPGA 设计流程 
采用 FPGA 芯片来设计电子系统时，它的设计流程起始于设计输入，结束至
下载到芯片后并验证正确，其具体步骤如下所示： 
1. 设计输入：使用文本编辑器，根据需求输入正确的 HDL 代码[6][7]； 
2. 逻辑综合：逻辑综合软件将综合所输入的 HDL 行为级代码，检验代码的
语法正确性，并生成 RTL（寄存器传输级）的电路原理图，然后给出包含尚未进
行映射和布局布线的芯片资源占用率的综合报告； 
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